Search In this Thesis
   Search In this Thesis  
العنوان
Design Automation of RF Circuits Using Pre-computed Lookup Tables /
المؤلف
Elmeligy,Karim Mahmoud Mohamed
هيئة الاعداد
باحث / كريم محمود محمد المليجي
مشرف / محمد امين ابراهيم دسوقي
مناقش / أحمد أحمد العدوي عميرة
مناقش / سامح أحمد عاصم مصطفى إبراهيم
تاريخ النشر
2023
عدد الصفحات
79p.:
اللغة
الإنجليزية
الدرجة
ماجستير
التخصص
الهندسة الكهربائية والالكترونية
تاريخ الإجازة
1/1/2023
مكان الإجازة
جامعة عين شمس - كلية الهندسة - كهربة اتصالات
الفهرس
Only 14 pages are availabe for public view

from 113

from 113

Abstract

RF block design automation is a complex task, due to a large number of degrees of freedom and the need for accurate modeling, especially at high frequencies. Numerous challenges are introduced when trying to optimize the performance while taking into consideration all the parasitics of the circuit (e.g., the transistor’s parasitic capacitances and passives). In this thesis, we focus on the design automation of RF low-noise am- plifiers, where they present a bottle neck for the receiver chain, requiring to have a large gain to amplify the ulta-low amplitude signal and maintaining a good noise figure. The design optimization of low-noise amplifiers needs iterations to adjust impedance matching, gain, and noise figure (NF) simultaneously. The process can involve more iterations to adjust the non-linear behavior of the circuit which can be represented by the input-referred third-order intercept (IIP3). In this thesis, we present a variation- aware automated design and optimization flow for a wide-band noise-canceling LNA. We include the circuit non-linearity in the optimization flow without using a simulator in the loop. We also present design automation flow for the resonant narrow-band LNAs including real passives from the design kit. Transistors are described using precomputed lookup tables (LUTs), a design database that contains 200,000 design points is gen- erated in 10 seconds. Using a gm/ID-based correct-by-construction design procedure, the generated design points automatically satisfy proper biasing, input matching and stability. The generated database enables the designer to visualize the design space and explore the design trade-offs. Moreover, multi-objective optimization across corners for a given set of specifications is applied to find the Pareto-optimal fronts of the design figures-of-merit. We demonstrate the presented flow using two design examples in a 65 nm process and the results are verified using Cadence Spectre.