Search In this Thesis
   Search In this Thesis  
العنوان
Towards an Analog IC Design Standard Cell
Library /
المؤلف
Yasseen, Khaled Yahya.
هيئة الاعداد
باحث / خالد يحي ياسين
مشرف / خالد محمد شرف
مناقش / السيد مصطفى سعد
مناقش / هاني فكري رجائي
تاريخ النشر
2023.
عدد الصفحات
138 P. :
اللغة
الإنجليزية
الدرجة
ماجستير
التخصص
الهندسة الكهربائية والالكترونية
تاريخ الإجازة
1/1/2023
مكان الإجازة
جامعة عين شمس - كلية الهندسة - قسم هندسة الالكترونيات والاتصالات الكهربية
الفهرس
Only 14 pages are availabe for public view

from 138

from 138

Abstract

This thesis aims at constructing an analog standard cell library of amplifiers that are commonly used in most analog and mixed-signal circuits. The main part of this thesis explores the design flow used to build the standard library followed by a collection of design examples applied to a set of selected cells. The thesis consists of five chapters including lists of tables, figures contents, and references.
Chapter 1
Chapter 1 presents a brief introduction to the thesis’s motivation, main contributions, and organization.
Chapter 2
Chapter 2 presents a literature survey of analog automation, and different IC digital and analog standard cell libraries.
Chapter 3
Chapter 3 presents the design flow used to construct the analog standard cell library in detail, starting from extracting the symbolic expressions to evaluating the performance metrics.
Chapter 4
Chapter 4 shows an overview of all the cells included in the standard library and presents design examples for single-stage, two-stage, and three-stage amplifiers. Also, a test case about the selection of the best amplifier topology is presented.
Chapter 5:
Chapter 5 presents this work’s conclusions and suggested future work.
Keywords: analog IC standard cell library, MOS analog integrated circuits, gm/ID methodology, analog design automation, single-stage amplifiers; two-stage amplifiers, three-stage amplifiers.
.